This paper studies the problems of minimizing power dissipation of an interconnect wire by simultaneously considering buffer insertionlsizing and wire suing (BISWS). We consider two cases, namely minimizing power dissipation with optimal delay consfa?& nts. and minimizing power dissipation with a given delay penalty. We derive closed form optimal solutions for both cases. These closed form solutions can be used to efficiently estimate the power dissipation in the early stages of the VLSI designs. We observe that the power dissipation can be much different even with the same optimal delay.
INTRODUCTION
With the development of deep submicron (DSM) very large scale integrated (VLSI) designs, the interconnect delay becomes the dom inant factor in the performance of these IC designs. In order to reduce the interconnect delay, many methods have been proposed such as pardel regeneration, driver and sink suing, buffer insertion, wire sizing and simultaneously buffer inserhodsizing and wire sizing [I] , [Z] , [31, 161, [71. (121, 1141 . Some tutorials can be found in 161, [IOJ, [ I I] . Since the interconnect delay is quadmically proportional to its wire length, buffer insertion is one of the most effective methods to decrease global interconnect delay, After buffer insertion. the long wires are broken into a lot of short wire segments and the optimal delay of a buffered wire is linear in its length [I] . With the technology scaling, it is expected that more and more buffers should be inserted for high-performance VLSl designs ( about 800,000 for 50nm technology estimated in [91). The introduction of such a large number of buffers will increase the power consumption which exacerbates the power dissipation issue because of the technology scaling. A lot of references address the power dissipation issue during the buffer insertion. Lillis el al [151 presented optimal polynomial algorithms to minimize dynamic power dissipation wbde satisfying given timing (version BISWSh) , and the third version uses the optimal number of buffers (version BISWS). They mathematically proved some frequently used optimal results such as the use of equal-length wire segments is optimal. But they &d not analyze the power dissipation during the simultaneous buffer insertionlsizing and wire sizing. We notice that when the optimal delay for BISWS (BISWSIm) is achieved, the optimal solution i s not unique. However, the power dissipation corresponding to different sohtions which achieve the same optimal delay canbe much different. We simulate the power dissipation corresponding to different optimal delay solutions given by [6] using SPICE3 for a wire with Iength-dOOOum, ten wire segments, and one buffer (version BISWSII). The driver and load are 50 times minimum device. The result is shown in Figure I , from which we can see the maximum power dissipation is more than 3 times of its minimum with the same optimal delay. Since power dissipation becomes a serious issue in the DSM VLSl design, it is very important to minimize the power dissipation while satisfying delay constraints
In this paper, we study the problem of minimizing power dissipation of an interconnect wire by simultaneously considering buffer insertionlsizing and wiring sizing (BISWS). We consider two cases, namely minimizing power dissipation with optimal deFigure 1: Power dissipation variation with optimal delay simulated by SPICE3 with 0.18pm technology lay constraints, and minimizing power dissipation with a given delay penalty. Our main contributions are as follows, (1) we derive closed form optimal solutions to the problem of minimizing power dissipation while satisfying delay-optimal constraints for BISWS and BlSWS/m. These closed form solutions can be used to efficiently estimate the power dissipation in the early stages of the VLSI designs. (2) we derive closed form optimal solutions to the problem of minimizing power dissipation without delay-optimal constraints but with delay penalty for BISWS and BISWS/m. This is veIy important in the sense that it is believed that the total power dissipation is excessive for the delay-optimal buffer insenion [4]. Our solutions provide efficient methods for the power-delay trade
Off.
The rest of the paper is organized as follows. In section 2, we give the preliminaries for BISWS (BISWS/m) and power dissipation. In section 3, we discuss the power dissipation minimization problems for BISWS (BISWS/m) with optimum delay. In section 4, we consider the power dissipation minimization problems for BISWS (BISWS/m) with delay penalty. Section 5 is the experimen.tal results. Section 6 gives conclusion.
PRELIMINARIES
In this paper, we use the following notations of parameters, some of which are used in [6] 
Simultaneous Buffer InsertiunlSizing and Wire Suing

Problem
The simultaneous Buffer InsertiordSizing and Wire Sizing prohlem (BISWS) [6] is defined as follows: given wire length L. the driver resistance R u , the load capacitance CL, and the total number of segments n to be used, minimize the delay D from source to sink over the number of used buffers m, the number of segments n j (0 _< j _< m) between the jth buffer and the ( j + I)th buffer (with no being the number of wire segments between the source and the first buffer and nm being the number of segments between the last buffer and sink), the length li and the width hi (1 5 i 5 n) of ith segment, and the size of jth buffer bj (0 5 j 5 m), with constraintsno + n l +., . 
Power Dissipation
The power dissipation of a buffer consists of switching power, leakage power and short-circuit power 151. With the technology scaling, the leakage power and short-circuit power occupy a large percentage of total power dissipation. The total power dissipation is computed using the similar formulae in (41. For detail, please see the reference.
OPTIMAL POWER DISSIF'ATION WITH OPTIMUM DELAY FORBISWS (BISWS/M)
It is noticed that the optimal delay solution (2.1)-(2.S) for BISWS has no further restriction over the parameters nj(0 5 j 5 m) except no + n l + . . . + n, = n. However the different assignments of n j may affect the total power dissipation. As power dissipation becomes a serious issue io DSM IC designs, it is important to maintain power dissipation minimum while satisfying delay requirements. In the next, the power-optimal problems over no, n,, . . . nm. satisfying the delay-optimal constraint for simultaneous buffer insehodsizing and wire sizing problems are considered. We formulate the power-optimal BISWS/m (BISWS) with optimum delay problem named FQBlSWSODhn (F'OBISWSOD) as follows.
Power-optimal Simultaneous Buffer Insertion/Sizing and Wire Sizing with m buffers satisfying Optimum Delay constraint problem (POBISWSOD/m): Given a BISWS/m pmblem, the objective is to minimize the total power dissipation over n j ( 0 5 j 2 m) satisfying (2.2)-(2.5).
Power-optimal Simultaneous Buffer InsertionlSizinz and Wire Suing~with Optimum Delay problem (POBISWSOD): Given a BISWS problem, the objective is to minimize the total power dissipation over n j ( 0 5 j 5 m) satisfying (2.1)-(2.S).
POBISWSODh Problem
For a given BISWS/m problem, we first find its optimal solutions by (2.2)-(2.5), then compute the total power dissipation. The total power dissipation is the sum of switching power (P.witch), shoncircuit power ( P s h o r t ) and leakage power (Preoause), i.e.
In the following, we compute P d t c h , P8hort, and Pl..x.g. using the similar basic formulae in [S, 41.
Switching Power
The switching power is computed as following, , n,,-I) = (n, 0 , . . . ,O) , respectively, where n is the total number of wire segments.
Theorem 3 tells us that when all the buffers are taped just before the load the power dissipation is optimal with the optimum delay for BISWSIm. This is because of the special property of BISWS. The wire size and buffer size are simultaneously changed when the buffer nosition is changed. Our SPICE simulations in -1 k -X . LnO section 5 also confirm this conclusion. 
POBISWSOD Problem
For a given BISWS problem, we first find its optimal solutions by (2.1)-(2.5). After the value of m is fixed, the POBISWSOD problem becomes POBISWSODIm problem which can he solved by the method of last part.
OPTIMAL POWER DISSIPATION WITH DELAY PENALTY FOR BISWS
As we mentioned before, to achieve the optimum delay, a large number of buffers need to be inserted with the technology scding. It is believed that the total power dissipation of the optimum buffer insertion scheme can be excessive [4] . It is very important to study the optimum power dissipation with delay penalty during the huffer insenion.
[4] addressed this problem for a uniform long line. In the next we consider the problems of optimizing total power dissipation under given delay penalty for BISWS. Power-optimal Simultaneous Butrer InsertiodSizing and Wire Sizing with Delay Penalty problem (POBISWSDP): Given a BISWS problem, and a delay penalty p ( p > I), the objective is to minimize the total power dissipation satisfying that its delay is pDOpt, where DOpt is the BISWS optimum delay given by (2.5).
To solve POBISWSDP, we first solve the BlSWS problem to findout the optimum delay D,,t of (2.S), then D = pDopt. 
Substituting m of (4.3) into (2.5), after simplification we have where S is given in (2.2) . We can obtain a by numerically solving equation (4.4) using Newton-Raphson iterative method. Then substitute the value of a into (4.3), the value of m is obtained.
Once m and a are fixed, the POBISWSDP problem becomes POBISWSODlm which can be solved by using the method of last section. Similarly, we can solve the problem of Power-optimal Simultaneous Buffer InsertionlSizing and Wire Sizing with m buffers with Delay Penalty problem (POBISWSDPh).
EXPERIMENTAL RESULTS
In order to verify our theoretical results, SPICE simulation is carried out in this section. We use SPICE3 with the 0.18pm technology for all the simulations. 10 segments and2 buffers. When the number of wire segments between the source and the first buffer no = 0, l , . . . , l o , the power dissipation curves over the number of wire segments between the first buffer and the second buffer n1 are shown in Figure 4 . This also verified our results of Theorem 1 and Theorem 2.
Simulation of POBISWSDP
We simulate a wire with length 15000pm, 10 segments. The number of buffers is m = 2 when the optimal delay is achieved. If the delay penally is p = 1.06, m = 1 is the optimal .solution by solving the POBISWSDP problem of section 4 and the minimum power dissipation can be saved as much as 25%. The result is shown at table 2.
Comparison with uniform buffer insertion
In order to show the advantages of the simultaneous buffer inserlength L = 1500pm, 2500pm, and 3500pm, respectively. The simulation result for power dissipation is shown in Figure 3 , from which, we can see that the minimum power dissipation is achieved at the point (no, n l ) = (10,0), and the maximum achieved at the point (no, n,) = (0,lO). The maximum power dissipation can be 6 times of the minimum, and there is no much difference for the minimum power dissipation for different wire lengths while the tionhizing and wire sizing, we compare it with the traditional uniform buffer insertion (UBI) in which all the wire segments are with the same width. We simulate a wire with one buffer, ten segments for BISWS. For uniform buffer insertion the wire width is set to be the average width of all the segments in BISWS. The same buffer size is used for both UBI and BISWS. Table 3 shows the simulation results for wire length L = 1000pm, 2500pm, 5000pm. From table 3, we can see the BlSWS is better than UBI in terms of delay and power dissipation.
CONCLUSION
We have analyzed the optimal power dissipation problems for simultaneous buffer insertiodsizing and wire sizing with delay constraints. The closed form solutions to minimize total power dissipation with optimal delay or with delay penalty are derived for BISWS. These closed form solutions can he used to efficiently estimate the power dissipation in the early stages of the VLSl designs. We observe that the power dissipation can be much different even with the same optimal delay. SPICE simulations verify our theoretical results. The simulation results also show that the simultaneous buffer insertiodsizing and wiring sizing is better than traditional uniformed buffer insertion in terms of optimal delay and optimal power dissipation.
